

Pressure-Tunable Ambipolar Conduction and Hysteresis in Ultrathin Palladium Diselenide Field Effect Transistors

Antonio Di Bartolomeo^{1,2,3,}, Aniello Pelella¹, Xiaowei Liu⁴, Feng Miao^{4,*}, Maurizio Passacantando⁵, Filippo Giubileo³, Alessandro Grillo¹, Laura Iemmo^{1,2,3}, Francesca Urban^{1,2,3} and Shi-Jun Liang⁴*

¹Physics Department “E. R. Caianiello”, University of Salerno, via Giovanni Paolo II n. 132, Fisciano 84084, Italy

²Interdepartmental Centre NanoMates, University of Salerno, via Giovanni Paolo II n. 132, Fisciano 84084, Italy

³CNR-SPIN Salerno, via Giovanni Paolo II n. 132, Fisciano 84084, Italy

⁴National Laboratory of Solid State Microstructures, School of Physics, Collaborative Innovation Center of Advanced Microstructures, Nanjing University, Nanjing, 210093, China.

⁵Department of Physical and Chemical Science, University of L’Aquila, and CNR-SPIN L’Aquila, via Vetoio, Coppito 67100, L’Aquila, Italy

*E-mail: adibartolomeo@unisa.it, miao@nju.edu.cn

Keywords: palladium diselenide, field effect transistors, hysteresis, electron irradiation, ambipolar conduction

Abstract:

A few-layer palladium diselenide (PdSe₂) field effect transistor is studied under external stimuli such as electrical and optical fields, electron irradiation and gas pressure. We observe ambipolar conduction and hysteresis in the transfer curves of the PdSe₂ material unprotected and as-exfoliated. We tune the ambipolar conduction and its hysteretic behavior in the air and pure nitrogen environments. The prevailing p-type transport observed at room pressure is reversibly turned into a dominant n-type conduction by reducing the pressure, which can simultaneously suppress the hysteresis. The pressure control can be exploited to symmetrize and stabilize the transfer characteristic of the device as required in high-performance logic circuits. The transistor is immune from short channel effects but is affected by trap states with characteristic

times in the order of minutes. The channel conductance, dramatically reduced by the electron irradiation during scanning electron microscope imaging, is restored after several minutes anneal at room temperature. The work paves the way toward the exploitation of PdSe₂ in electronic devices by providing an experiment-based and deeper understanding of charge transport in PdSe₂ transistors subjected to electrical stress and other external agents.

Introduction

The relentless search for new two-dimensional (2D) layered materials^[1-6] beyond graphene^[7-11] has lately identified palladium diselenide (PdSe₂) as a new promising candidate for next-generation electronic and optoelectronic applications.^[12,13] PdSe₂ is the first discovered noble transition-metal dichalcogenide (TMDC) with 2D pentagonal structure.^[14] Monolayer PdSe₂ has a puckered configuration with the Pd atoms in the middle covalently bonded to four Se atoms, two of which are located respectively in the top and in the bottom part (Figure 1(a)). Two neighboring Se atoms in the puckered morphology form a covalent Se–Se bond with ~1.6 Å puckering distance.^[14] Compared to other TMDCs,^[15-20] PdSe₂ has a higher stability in air and is an indirect semiconductor with bandgap from 1.3 eV for the monolayer to 100 meV or less for the bulk.^[12] Such a high bandgap tunability is one of the most remarkable properties of PdSe₂ that has no equals in other 2D semiconducting materials. This important peculiarity of PdSe₂ could enhance its light absorption capability.^[21] The practical application of PdSe₂ can be further diversified by the strong spin-orbit coupling and the tunable topological quantum phase transitions,^[22,23] as well as by the induced ferromagnetism with Curie temperature beyond room temperature.^[24,25] Hence, 2D pentagonal PdSe₂ is very promising for the design of new functionalities in higher-performance electronic devices that combine the charge, spin, and other degrees of freedom resulting from the low symmetry.

The core of electronic devices applications depends on the transfer characteristics of PdSe₂-based field effect transistors (FETs), in which PdSe₂ offers ambipolar behavior, good on/off ratio and high electron and hole mobility. An hysteresis usually occurs in the ambipolar transfer curve of as-fabricated PdSe₂ FETs,^[26] which is claimed to be caused by process residues and absorbates, but can be reduced by vacuum annealing. Hysteresis has been reported in FETs

based on nanotubes,^[27,28] graphene^[29,30] and TMDCs.^[31] In general, the charge transfer, charge trapping or charge polarization are proposed to interpret this phenomenon. However, these mechanisms are still under debate. For example, in the MoS₂-based field effect transistors, charge traps may arise from the trapping center at MoS₂/SiO₂ interface,^[32,33] adsorbates on the MoS₂ channel,^[34,35] or intrinsic sulfur vacancies or other defects.^[31,36,37] It is highly desirable to have a comprehensive understanding of the hysteresis and to achieve a good control of the phenomenon, so that it can be either eliminated from transfer curves to avoid threshold voltage instability or conveniently exploited, for instance, into memory devices.^[38-40]

It has also been found that the semiconducting phase of few-layer PdSe₂ can be changed to a semimetallic phase with an out-of-plane electric field.^[14,26] Similarly, pressure can be used to mechanically tune lattice constant of PdSe₂ to achieve the modulation of interlayer coupling and electronic band structures.^[41,42] When the pressure exceeds 3 GPa semiconducting to metal phase transition occurs in single crystal PdSe₂. Further increase in the pressure over 6 GPa transfers the structural phase of PdSe₂ to the pyrite phase, where the superconductivity emerges with critical temperature rapidly increasing in correlation with a weakening of the Se-Se bonds.^[41,42] Combining pressure and electric field control results in mechanical and electrostatic tuning of the crystalline structural and electronic properties and enables tunable bipolar behavior and hysteresis. This can make PdSe₂ suitable for potential applications in nanoelectromechanical devices and future complementary logic electronics.

In this paper, we exfoliate bulk crystals and fabricate back-gate field effect transistors to investigate several transport properties in few-layer PdSe₂ under external stimuli such as electrical and optical field, electron irradiation, gas exposure, and so forth. We present the transistor electrical characterization, with focus on the effects of the drain and gate voltage stress. We show that unprotected and as-fabricated PdSe₂ devices with Ti contacts exhibit ambipolar conduction with electron (hole) mobility up to 4 (3) cm²V⁻¹s⁻¹, although measured a few months after the production. We study the gate hysteresis and the trap dynamics and show how the exposure to electron beam irradiation, usually performed for imaging purposes, can have a temporary dramatic effect on the device performance. Importantly, we show that the control of pressure in air or pure-nitrogen ambient is a good knob to balance between the

electron or hole conduction and to suppress the hysteresis. Hence, it can be used to set the symmetry of the transfer characteristics and to stabilize the device. These unexplored and important features of the electric transport in PdSe₂ in our work are essential for the practical exploitation of this new material.

Results and discussion

A scanning electron microscope (SEM) top-view of the device and its schematic cross-section are shown in Figures 1(b) and its inset. The atomic force microscope (AFM) image in Figure 1(c) reveals a thickness of 15 nm for the exfoliated flake, which corresponds to about 25 layers.^[14] The energy dispersive X-ray spectrum and the X-ray diffraction pattern in Figures 1(d) and 1(e), respectively, indicate a Pd:Se atomic ratio close to 1:2 and a low-defect crystalline structure. The Raman spectrum of the flake (Figure 1(f)) displays five main distinct peaks slightly shifted with respect to theoretical peaks of bulk PdSe₂, consistent with the estimated number of layers.^[14,21,26]

The electrical characterization of the PdSe₂ transistor is summarized in Figure 2. The output characteristics, i.e. the I_{ds} drain-source current as a function of the V_{ds} drain-source voltage with the V_{gs} gate-source voltage as the control parameter, shown in Figure 2(a), are symmetric and linear revealing an ohmic behavior over the considered bias range. The linear $I_{ds} - V_{ds}$ behavior is preserved under the application of the gate voltage, which only affects the overall drain-source conductance. The modulation of the channel current is further investigated with the transfer characteristic, $I_{ds} - V_{gs}$ curve at given V_{ds} , measured over a loop of the gate voltage and displayed both on logarithmic and linear scale in Figure 2(b). The ~ 25 on/off ratio is a consequence of the number of layers, which imply a reduced bandgap and then a limited gate control.




Figure 1: (a) Top and side view of the puckered pentagonal configuration of thin film PdSe₂. (b) Scanning electron microscope image of the PdSe₂ flake with 5 nm Ti/40 nm Au metal contacts and (inset) schematic of the back-gate transistor fabricated with it (not-on-scale). (c) Atomic force microscope image of the part of the device in the red box of (b) and height profile along the lines marked as 1, 2 and 3 in the inset. The flake has a step height of 15 nm from the SiO₂ floor, that corresponds to ~25 PdSe₂ layers (see black line). (d) Energy dispersive X-ray spectrum, (e) X-ray diffraction pattern and (f) Raman spectrum of the flake.

Differently from similar FETs based on TMDCs like MoS₂^[33,43] or WSe₂^[16,18] the PdSe₂ transistor exhibits a clear ambipolar behavior with a slight electron-hole asymmetry, and prevailing n-type conduction in high vacuum. The behavior mimics that observed in graphene transistors,^[44–48] with a minimum conduction point ($V_{gs}^{min}, I_{ds}^{min}$), separating the n-type conduction (for $V_{gs} > V_{gs}^{min}$) from the p-type one (for $V_{gs} < V_{gs}^{min}$). The minimum point is affected by the biasing history and is different during the reverse and forward sweeps. A prevailing n-type behavior and a wide hysteresis between the two sweeps are also evident in the transfer characteristic.




Figure 2: Output (a) and transfer (b) characteristics of the PdSe₂ transistor measured at pressure

$<10^{-6}$ Torr. The fitting straight lines shown in (b) are used to evaluate the field effect mobility. Reverse and forward refer to V_{gs} swept from 50 to -50V and from -50 to 50V, respectively. (c) Transconductance g_m and $\frac{I_{ds}}{\sqrt{g_m}}$ ratio vs gate voltage, with linear fits to extract the mobility deduced of the effect of the contact-resistance. PdSe₂ FET current (d) and channel conductance (e) versus V_{gs} for different drain biases. (f) Gate voltage and current (V_{gs}^{min} and I_{ds}^{min}) at the conductance minimum for the reverse and forward sweeps.

In the linear region, the FET drain-source current can be expressed as

$$I_{ds} = \frac{W}{L} \mu_{FE} C_{ox} (V_{gs} - V_{th})^\alpha V_{ds}, \quad (1)$$

where W and L are the channel width and length, μ_{FE} is the field effect mobility, $C_{ox} = 1.15 \cdot 10^{-8} \frac{F}{cm^2}$ is the capacitance per unit area of the 300 nm SiO₂ gate dielectric, V_{th} is the threshold voltage and $\alpha \geq 1$ is a dimensionless parameter which accounts for a possible V_{gs} -dependence of the mobility.^[31,49,50] According to Eq. (1), when the $I_{ds} - V_{gs}$ curve is linear, $\alpha = 1$, and the mobility can be obtained as

$$\mu_{FE} = \frac{L}{W} \frac{1}{C_{ox}} \frac{1}{V_{ds}} g_m, \quad (2)$$

where $g_m = \left. \frac{\partial I_{ds}}{\partial V_{gs}} \right|_{V_{ds}=const}$ is the FET transconductance. Using the data and the slopes of the linear fittings of Figure 1(b), Eq. (2) yields a hole and electron field effect mobility of $\sim 0.86 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ and $\sim 4.1 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$, respectively.

In two-probe measurements, μ_{FE} can be negatively affected by a high contact resistance R_c .^[18,51] However, the effect of R_c can be taken into account by replacing V_{ds} with $V_{ds} - R_c I_{ds}$ in Eq. (1). Assuming that the contact resistance is independent of V_{gs} , as corroborated by the preserved linearity of the output curves with increasing V_{gs} , it can be easily shown^[52] that

$$\frac{I_{ds}}{\sqrt{g_m}} = \sqrt{\frac{W}{L} \mu_{FE} C_{ox} V_{ds}} (V_{gs} - V_{th}). \quad (3)$$

Eq. (3) is used to extract the mobility, deduced by the effect of the contact resistance, from the fit of the $\frac{I_{ds}}{\sqrt{g_m}}$ vs V_{gs} plot shown in Figure 2(c). The R_c -corrected hole and electron mobilities ($0.90 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ and $4.2 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$) do not show a significant improvement, confirming a negligible effect of the contacts. Although higher electron (up to $216 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$)^[26] and hole

mobilities (up to $\sim 20 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$)^[14] have been achieved in few-layer PdSe₂ transistors, values comparable to those here quoted have been reported for PdSe₂ ultra-thin films of similar thicknesses. Indeed, the mobility decreases rapidly with the number of layers after reaching a peak at 7-10 layers, a behavior found also in other puckered materials such as phosphorene.^[14,53] We note also that the mobility is here measured on a device without any channel material treatment or optimization, and its enhancement with further device engineering can realistically be envisioned.

The effect of the drain bias on I_{ds} is studied in Figures 2(d)-(f). The increasing V_{ds} results in a growing current without an appreciable effect on the transistor conductance ($g_{ds} = \frac{dI_{ds}}{dV_{ds}}$), as displayed in Figure 2(e). This observation confirms the immunity of the device from short channel effects like the drain-induced barrier lowering, within the explored range. More importantly, V_{ds} does not affect V_{gs}^{min} , neither for the reverse nor for the forward sweep (Figure 2(f)), implying a negligible effect of the drain bias also on the transistor hysteresis. As the hysteresis is due to charge trapping in localized trap states,^[27,31,34,54–57] this finding excludes the trapping modulation by lateral electric field at the interface with SiO₂, recently reported for instance in back-gate MoS₂ field-effect transistors.^[58]

Figure 3 shows two important features of the gate-induced hysteresis. By quantifying the hysteresis through its width H_w defined as the difference of the gate voltages corresponding to a current $I_{ds} = 50 \text{ nA}$, we observe that H_w increases quadratically with the V_{gs} sweeping range, and is an exponentially-growing function ($a - b \cdot e^{-x}$) of the V_{gs} sweeping time. As already mentioned, the gate-induced hysteresis in FETs is caused by charge transfer from/to intrinsic and extrinsic trap states. Intrinsic traps correspond to PdSe₂ crystal defects such as vacancies or grain boundaries,^[59,60] while extrinsic traps are related to adsorbates from the environmental exposure, such as H₂O and O₂ molecules, or to residues from the fabrication process.^[31,34,61,62] Water and oxygen, although identified as major contributors to the hysteresis of 2D-material FETs,^[63,64] are expected to be uninfluential in the measurements of Figure 3 because of their desorption after several-hour annealing in high vacuum. Then, traps at the PdSe₂/SiO₂ interface and intrinsic PdSe₂ defects or border traps in SiO₂ as well as mobile charge in the SiO₂ layer are under the spot as possible cause of hysteresis.^[65–67]




Figure 3: Transfer characteristics of the PdSe₂ transistor for different V_{gs} (a) sweeping range and (b) sweeping rate. The inset of (a) reports the square root of the hysteresis width, $\sqrt{H_W}$, as a function of V_{gs} sweeping range, while the inset of (b) shows the hysteresis width, H_W as a function of the sweeping time and the exponential-decay fitting. H_W is estimated on the n-branch of the transfer characteristics as the difference of the V_{gs} values corresponding to $I_{ds} = 50$ nA. Drain-source current of the device subjected to $V_{gs} = \pm 50$ V pulses of length (c) 20 min and (d) 3 min, respectively.

The quadratic $H_W - V_{gs}$ behavior, common to graphene back-gate transistors,^[29] excludes a dominant role of mobile-charge motion inside the SiO₂ dielectric. In fact, the latter would make H_W a weaker function of V_{gs} as the involved total charge would be almost constant during the sweep. The RC-exponential growth observed in H_W as a function of the sweeping time, with a single time constant $\tau = RC \approx 9$ min, also diminishes the role of PdSe₂/SiO₂ interface traps, which are well-known fast states (in the milliseconds range),^[68] and corroborates the hypothesis of slow trap states related to either PdSe₂ or SiO₂ defects. While the nature of intrinsic traps in PdSe₂ (perhaps non the most important ones, considering the high crystallinity of the sample)

is still unclear, the slow border traps in SiO₂, are attributed to trivalent silicon dangling bonds or hydrogenic defects.^[69] Using the RC time constant, we can make an estimation of the involved capacitance considering that R is the inverse of the transconductance, which is ~10 nS (Figures 2(c)). This corresponds to a capacitance of ~5 μF, which is far higher than that of the gate oxide of the device, in the order of the pF, implying that the trap-related capacitance is the dominant one. The same conclusion can be reached considering the sub-threshold swing *SS*, that is the gate voltage change corresponding to one-decade increase of the transistor current, that is expressed in terms of the trap (*C_T*) and channel depletion layer (*C_{DL}*) capacitances per unit-area as

$$SS = \frac{dV_{gs}}{d \log I_{ds}} \approx \ln(10) \frac{kT}{q} \left(1 + \frac{C_T + C_{DL}}{C_{ox}} \right) \quad (4)$$

(here, *k* is the Boltzmann constant, *T* is the temperature). Assuming *C_{DL}* negligible compared with *C_T* (a reasonable assumption considering the low modulation of the current), the relatively high *SS* ~ 30 V/decade obtained from Figure 2(b) or 3(b) yields the consistent trap capacitance, *C_T* = 5.7 μF, and a density of trap states $D_T = \frac{C_T}{q^2} \approx 3.5 \cdot 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$.

A further confirmation of the several-minute time constants attributed to the traps is provided by the transient behavior of the device, investigated through a series of $V_{gs} = \pm 50 \text{ V}$ gate pulses in high vacuum, shown in Figures 3(c) and 3(d). The trapping of charge is here seen as a reduction of the device current while the gate pulse is in the high positive or negative state. The RC delay from the V_{gs} pulses, consistent with that from H_W transient, confirms the slow trap states. Furthermore, the independence of the time constant of the gate polarity indicates similar electron and hole capture/emission times.

The good stability and robustness of the device is reflected in the preservation of the current level and ambipolar behavior in the typical switching sequence displayed in Figure 3(d).

Charge trapping at the PdSe₂ defects and into the SiO₂ topmost layers is also responsible for the device behavior under electron irradiation. Figure 4(a) compares the transfer characteristics of the transistor before and after the irradiation consequent to SEM imaging with 10 keV electron beam, corresponding to a fluence of about 4 electrons/nm². The electron beam irradiation has a dramatic effect, resulting in about an order-of-magnitude reduction of the channel conductance and a shift of the conductance minimum. The reverse and forward sweep curve moves

rightwards and leftwards, respectively. Figure 4(a) also shows that, after irradiation, the transfer characteristic slowly recovers approaching the initial state in a time of the order of the hours. The electron beam generates electron-hole pairs in both the channel layer and the underlying dielectric and promotes the formation of defects.^[43,47,70–72] This favors charge trapping and degrades the PdSe₂ electrical conductivity. The 10 keV electrons are absorbed mostly in the SiO₂ layer, where they create a pile-up of negative charge, which screens the gate field and affects the channel carrier conductivity. For positive V_{gs} , the electrons injected in the SiO₂ are attracted towards the Si-gate and oppose the positive gate voltage. As a consequence, a higher gate voltage is needed to start the n-branch (right shift of V_{gs}^{min}); conversely, for negative V_{gs} , the electrons from the beam are pushed toward the PdSe₂ channel and contribute to its n-doping, such that a higher negative V_{gs} is needed to initiate the p-branch (left shift of V_{gs}^{min}). The effect of the electron beam vanishes mostly with time rather than with the sweep repetition.

Indeed, Figures 4(b) and 4(c) show that the restoring of V_{gs}^{min} and I_{ds}^{min} after irradiation, at room temperature, follows an exponential decay law with time constant of several minutes, consistent with the previously estimated trap time-constant. Such observation confirms the key role played by the charge transfer and trapping between the PdSe₂ channel and the underlying SiO₂ gate dielectric.

Figure 4(d) shows a similar exponential recovery for the (n-branch) hysteresis and for the electron and hole mobilities. Such a behavior is easily understood considering that the slow diffusion or drift of the electrons from the beam, piled up in SiO₂, to the PdSe₂ channel (or the Si gate) simultaneously reduces the hysteresis and the Coulomb scattering which limits the carrier mobility. However, we note that the initial state is not completely restored, probably indicating some permanent radiation-induced channel damage.

We also checked the effect of optical irradiation but the device did not show any appreciable photoresponse, either in prevailing n- or p-mode. Figure 4(e) shows unchanged transfer characteristics upon illumination by the 880 nm LED used for optical imaging in the SEM chamber. Analogously, Figure 4(f) demonstrates that a strong white LED light or the laboratory illumination do not appreciably affect the typical increasing p-type current during air exposure.




Figure 4: Transfer characteristics before and after SEM imaging by means of an electron beam with energy and current of 10 keV and 6 pA, respectively, and scanning time of 31 s corresponding to a fluence of 4 electrons/ nm^2 (for clarity, only a subset of the measured curves is shown here). Time evolution of (b) V_{gs}^{min} , (c) I_{ds}^{min} and (d) hysteresis width plus electron-hole mobility, after irradiation. Photo response of the device (e) in high vacuum illuminated with the 880 nm LED of the SEM chamber at progressive light intensities up to the $265 \mu\text{Wcm}^{-2}$ and (f) in air under white LED and laboratory illumination.

The control of the n- and p-type behavior, as well as of the hysteresis, is an important

prerequisite for the transistor exploitation in practical circuits, with ambipolar symmetry, high on/off ratio and low hysteresis highly desirable for stable low-power logic applications. Here, we show that exposure to air or nitrogen offers an easy knob to balance between n- or p-type conduction and to reduce the hysteresis. Favored by chalcogen vacancies and due to their high electronegativity, adsorbed O₂, N₂ and H₂O molecules capture electrons and induce a p-type doping in TMDC materials.^[73–75] Indeed, Figure 5(a) shows that increasing pressure by air in a time of a few minutes has a dramatic effect on the PdSe₂ transistor. The increasing pressure gradually reduces the n-type conduction in favor of the p-type one and transforms the device from a prevailing n-type to a prevailing p-type transistor. In particular, the exposure to air for 10 min changes the transistor in a p-type depletion mode device. More importantly, the swapping from n- to p-type conduction is reversible, as demonstrated in Figure 5(b), where the opposite trend from p- to n-type conduction is measured for the decreasing pressure. In particular, the 10⁻⁶ Torr vacuum after about 10 hours resets the device close to its initial n-type state. Remarkably, Figure 5(c) shows that lowering the pressure reduces the hysteresis, both on the n- and p-branches. This effect, which is likely due to the gradual desorption of the adsorbates, provide a viable approach to the hysteresis control. In particular, it can be noted that a pressure below 10⁻⁴ Torr is as effective in reducing the hysteresis as is a pressure approaching the atmospheric one in increasing it.

The electron and hole mobilities, obtained from both pressure cycles, show a decreasing trend with increasing pressure (Figure 5(d)), as reported also in graphene transistors.^[76] Figure 5(e) shows a dependence of I_{ds}^{min} on the pressure. While the decreasing current with increasing pressure is easily understood as the effect of decreasing mobility caused by adsorbate-induced scattering, the crossover occurring around 10⁻⁴ Torr and the subsequent smoother increasing current with increasing pressure is non-trivial. Such increase goes against the decreasing mobility and could be related to a slight variation of the material bandgap caused by the adsorbates.^[77] A lower bandgap could results in increased carrier density mainly for the reduced ionization energy of the trap states which would increase their contribution to the free carrier density.




Figure 5: Effects of pressure on the transfer characteristics of the PdSe₂ device (a) for increasing and (b) decreasing pressure (for clarity, only a subset of the measured curves is shown here). Hysteresis (c), electron-hole mobility (d) and I_{ds}^{\min} (e) as a function of pressure. (f) Effects of pure nitrogen pressure on the transfer characteristics.

The enhancing effect of the pressure on the conductance and the carrier concentration has been measured for few-layer MoS₂ subjected to the high hydrostatic pressure, in the order of GPa, applied by means of diamond anvil cell.^[78] A clear change of the transport properties of a single crystal PdSe₂ from the semiconducting to the metal phase occurring without a structural phase

transition under the application of a high pressure of 3 GPa has been observed.^[41] Moreover, an enhanced conductivity and carrier density, associated to a reduction of mobility, similar to what we have measured, has been predicted by DFT calculations in multilayer WS₂ subjected to high pressure, in the order of GPa, as the effect of band gap closure due to pressure-increased interlayer and sulphur-sulphur interaction.^[79] The data of Figure 5(d) and 5(e) suggest that an effect of the pressure on the transport properties of multi-layer PdSe₂ is detectable at far lower pressures, although of not directly related to a mechanical deformation.

Inert gases are easier to handle and are suitable for pressure control. An experiment with the pressure controlled in pure nitrogen ambient, is reported in Figure 5(f), showing that N₂ (whose electronegativity is close to that of oxygen, 3.0 vs 3.5 eV) can control the n- to p-type conduction conversion similarly to air. Then, the ambipolar characteristics of few-layer PdSe₂ can be strongly modulated by air or nitrogen. A similar behavior has been observed in transistors with few-layer black-phosphorus exposed to oxygen.^[80,81]

We highlight that these distinct pressure-tunable characteristics of PdSe₂ hold promises for the future development of new pressure modulated electronic devices and pressure sensors with ultra-wide dynamic range.

Conclusions

We have fabricated back-gate field effect transistors with exfoliated few-layer PdSe₂ and studied their electric behavior under several environmental conditions and external stimuli. The device exhibits an ambipolar behavior that is strongly sensitive to electrical stress, electron irradiation and pressure. We examined the dramatic effect of electron irradiation on the hysteresis and its recovery process, which are correlated to the slow trap states in the PdSe₂ and SiO₂. We have demonstrated that the control of pressure in air or pure nitrogen environment is an effective knob to switch between n- and p-type conduction and reduce the hysteresis in the transfer characteristics. This study provides new understanding and experimental evidence of the behavior of few-layer PdSe₂ as the channel of field effect transistors and shows the great potential of PdSe₂ for the development of electronic logic devices and of pressure sensors with ultra-wide range.

Experimental session

The flakes were prepared from bulk PdSe₂ single crystals using the standard mechanical exfoliation method by adhesive tape. The exfoliation is facilitated by the low interlayer binding energy of ~ 0.35 J/m² of PdSe₂ (corresponding to ~ 62 meV/atom), which is smaller than that of graphite (0.37 J/m²).^[82] The flakes were transferred to degenerately doped p-type silicon substrates, covered with 300-nm-thick SiO₂, on which they were localized and identified using optical microscopy. Standard electron-beam lithography followed by metal electron-beam evaporation were carried out to deposit 5 nm Ti/40 nm Au metal contacts. The schematic and a SEM top-view of the device here studied are shown in Figures 1(b) and its inset, respectively. The AFM image of Figure 1(c) reveals a thickness of 15 nm for the flake, which corresponds to about 25 layers (assuming a thickness of 0.6 nm for a single layer).^[14]

The chemical composition of the flake was measured by Hitachi S-3400 N II SEM energy dispersive X-ray spectroscopy (EDXS), and the Pd:Se atomic ratio is close to 1:2 (Figure 1(d)). The crystalline phase of the PdSe₂ flakes was characterized by the Bruker D8 Discover X-ray diffractometer with Cu K _{α} radiation ($\lambda = 1.5406$ Å) operating in Bragg-Brentano mode.

The diffraction pattern (Figure 1(e)) of the sample confirms a layered PdSe₂ single crystal as shown by the presence of the characteristic peak at (002) that indicates a strong orientation along the *c* axis due to the layered crystal structure along the *c* axis (the unit cell is orthorhombic with space group *Pbca*). Moreover, the crystalline peak (023), detected in the XRD pattern, can be attributed to some exfoliated flakes not oriented respect to the plane substrate.

The Raman spectrum (Figure 1(f)) was measured under excitation line of 514 nm by Renishaw inVia Raman microscope H54304 and displays five distinct peaks typical of bulk PdSe₂. There peaks correspond to three A_{1g} and three B_{1g} modes, with A_{1g}¹ and B_{1g}¹ very close and barely distinguishable. The first 3 modes at ~ 146 , ~ 208 , ~ 223 cm⁻¹ (defined as A_{1g}¹ + B_{1g}¹, A_g², and B_{1g}²) are dominated by the movements of Se atoms, while the highest modes at 260 cm⁻¹ and ~ 270 cm⁻¹ (defined as A_{1g}³ and A_{1g}³) involve the relative movements between Pd and Se atoms. The measured peaks are slightly shifted with respect to the four main modes of bulk PdSe₂ (at 143, 206, 222 and 256 cm⁻¹), confirming the few layer nature of the flake.^[14,26]

The device electric measurements were carried out using a Keithley 4200 semiconductor analyzer in a two-terminal configuration. The samples were measured inside a SEM chamber (ZEISS, LEO 1530) at room temperature, in dark and, if not otherwise stated, with controlled pressure below 10^{-6} Torr. Source and drain (C1-C2 or C2-C3 leads in Figure 1(b)) were contacted with piezoelectric-driven tungsten probes while the sample holder electrically connected to the Si substrate by silver paint worked as the gate terminal.

Drain biases resulting in a current higher than $1 \mu\text{A}$ or $|V_{gs}| > 50 \text{ V}$ were avoided to prevent channel or gate dielectric damages.

Most of the measurement discussed in the paper were referred to the transistor formed between leads C1 and C2 (Figure 1(b)) characterized by channel length $L=2.0 \mu\text{m}$ and width $W=4.75 \mu\text{m}$; the similar transistor, formed by leads C2 and C3, gave comparable results and was used as confirmation.

Acknowledgements

We acknowledge the economic support of POR Campania FSE 2014–2020, Asse III Ob. specifico I4, D.D. n. 80, 31/05/2016 and CNR-SPIN SEED Project 2017 and Project PICO & PRO, ARS S01_01061, PON “Ricerca e Innovazione” 2014-2020. Feng Miao would like to acknowledge the support by National Key Basic Research Program of China (2015CB921600), the National Natural Science Foundation of China (61625402, 61574076), and the Collaborative Innovation Center of Advanced Microstructures. Shi-Jun Liang would like to acknowledge the support of Natural Science Foundation of Jiangsu Province (BK20180330).

Conflict of Interest

The authors declare no conflict of interest.

References

- [1] F. A. Rasmussen, K. S. Thygesen, *J. Phys. Chem. C* **2015**, *119*, 13169.
- [2] S. Ahmed, J. Yi, *Nano-Micro Letters* **2017**, *9*, 50.
- [3] V. K. Sangwan, M. C. Hersam, *Annu. Rev. Phys. Chem.* **2018**, *69*, 299.
- [4] M. Zeng, Y. Xiao, J. Liu, K. Yang, L. Fu, *Chem. Rev.* **2018**, *118*, 6236.

- [5] F. Wang, Z. Wang, L. Yin, R. Cheng, J. Wang, Y. Wen, T. A. Shifa, F. Wang, Y. Zhang, X. Zhan, J. He, *Chem. Soc. Rev.* **2018**, *47*, 6296.
- [6] Y. Liu, X. Duan, Y. Huang, X. Duan, *Chem. Soc. Rev.* **2018**, *47*, 6388.
- [7] A. Di Bartolomeo, *Physics Reports* **2016**, *606*, 1.
- [8] F. Giubileo, A. Di Bartolomeo, *Progress in Surface Science* **2017**, *92*, 143.
- [9] S. Das, D. Pandey, J. Thomas, T. Roy, *Advanced Materials* **2019**, *31*, 1802722.
- [10] A. D. Bartolomeo, G. Luongo, L. Iemmo, F. Urban, F. Giubileo, *IEEE Transactions on Nanotechnology* **2018**, *17*, 1133.
- [11] F. Romeo, A. Di Bartolomeo, *Materials* **2018**, *11*, 1660.
- [12] J. Sun, H. Shi, T. Siegrist, D. J. Singh, *Appl. Phys. Lett.* **2015**, *107*, 153902.
- [13] X. Liu, H. Zhou, B. Yang, Y. Qu, M. Zhao, *Scientific Reports* **2017**, *7*, 39995.
- [14] A. D. Oyedele, S. Yang, L. Liang, A. A. Poretzky, K. Wang, J. Zhang, P. Yu, P. R. Pudasaini, A. W. Ghosh, Z. Liu, C. M. Rouleau, B. G. Sumpter, M. F. Chisholm, W. Zhou, P. D. Rack, D. B. Geohegan, K. Xiao, *J. Am. Chem. Soc.* **2017**, *139*, 14090.
- [15] F. Urban, M. Passacantando, F. Giubileo, L. Iemmo, A. Di Bartolomeo, *Nanomaterials* **2018**, *8*, 151.
- [16] F. Urban, N. Martucciello, L. Peters, N. McEvoy, A. Di Bartolomeo, *Nanomaterials* **2018**, *8*, 901.
- [17] A. Roy, H. C. P. Movva, B. Satpati, K. Kim, R. Dey, A. Rai, T. Pramanik, S. Guchhait, E. Tutuc, S. K. Banerjee, *ACS Appl. Mater. Interfaces* **2016**, *8*, 7396.
- [18] A. Di Bartolomeo, F. Urban, M. Passacantando, N. McEvoy, L. Peters, L. Iemmo, G. Luongo, F. Romeo, F. Giubileo, *Nanoscale* **2019**, *11*, 1538.
- [19] G.-H. Park, K. Nielsch, A. Thomas, *Advanced Materials Interfaces* **2018**, *0*, 1800688.
- [20] A. Di Bartolomeo, A. Grillo, F. Urban, L. Iemmo, F. Giubileo, G. Luongo, G. Amato, L. Croin, L. Sun, S.-J. Liang, L. K. Ang, *Advanced Functional Materials* **2018**, *28*, 1800657.
- [21] L.-H. Zeng, D. Wu, S.-H. Lin, C. Xie, H.-Y. Yuan, W. Lu, S. P. Lau, Y. Chai, L.-B. Luo, Z.-J. Li, Y. H. Tsang, *Advanced Functional Materials* **2019**, *29*, 1806878.
- [22] S. Zhang, M. Xie, B. Cai, H. Zhang, Y. Ma, Z. Chen, Z. Zhu, Z. Hu, H. Zeng, *Phys. Rev. B* **2016**, *93*, 245303.
- [23] S. H. Kim, K.-H. Jin, J. Park, J. S. Kim, S.-H. Jhi, H. W. Yeom, *Scientific Reports* **2016**, *6*, 33193.
- [24] S.-H. Zhang, B.-G. Liu, *J. Mater. Chem. C* **2018**, *6*, 6792.
- [25] X. Zhao, B. Qiu, G. Hu, W. Yue, J. Ren, X. Yuan, *Materials* **2018**, *11*, DOI 10.3390/ma11112339.
- [26] W. L. Chow, P. Yu, F. Liu, J. Hong, X. Wang, Q. Zeng, C.-H. Hsu, C. Zhu, J. Zhou, X. Wang, J. Xia, J. Yan, Y. Chen, D. Wu, T. Yu, Z. Shen, H. Lin, C. Jin, B. K. Tay, Z. Liu, *Advanced Materials* **2017**, *29*, 1602969.
- [27] A. Di Bartolomeo, Y. Yang, M. B. M. Rinzan, A. K. Boyd, P. Barbara, *Nanoscale Research Letters* **2010**, *5*, 1852.

- [28] H. Wang, B. Cobb, A. van Breemen, G. Gelinck, Z. Bao, *Advanced Materials* **2014**, *26*, 4588.
- [29] A. Di Bartolomeo, F. Giubileo, S. Santandrea, F. Romeo, R. Citro, T. Schroeder, G. Lupina, *Nanotechnology* **2011**, *22*, 275702.
- [30] Y. G. Lee, C. G. Kang, C. Cho, Y. Kim, H. J. Hwang, B. H. Lee, *Carbon* **2013**, *60*, 453.
- [31] A. Di Bartolomeo, L. Genovese, F. Giubileo, L. Iemmo, G. Luongo, Tobias Foller, M. Schleberger, *2D Materials* **2018**, *5*, 015014.
- [32] S. Ghatak, A. N. Pal, A. Ghosh, *ACS Nano* **2011**, *5*, 7707.
- [33] A. Di Bartolomeo, L. Genovese, T. Foller, F. Giubileo, G. Luongo, Luca Croin, S.-J. Liang, L. K. Ang, M. Schleberger, *Nanotechnology* **2017**, *28*, 214002.
- [34] D. J. Late, B. Liu, H. S. S. R. Matte, V. P. Dravid, C. N. R. Rao, *ACS Nano* **2012**, *6*, 5635.
- [35] K. Cho, W. Park, J. Park, H. Jeong, J. Jang, T.-Y. Kim, W.-K. Hong, S. Hong, T. Lee, *ACS Nano* **2013**, *7*, 7751.
- [36] J. Hong, Z. Hu, M. Probert, K. Li, D. Lv, X. Yang, L. Gu, N. Mao, Q. Feng, L. Xie, J. Zhang, D. Wu, Z. Zhang, C. Jin, W. Ji, X. Zhang, J. Yuan, Z. Zhang, *Nature Communications* **2015**, *6*, 6293.
- [37] N. Kaushik, D. M. A. Mackenzie, K. Thakar, N. Goyal, B. Mukherjee, P. Boggild, D. H. Petersen, S. Lodha, *npj 2D Materials and Applications* **2017**, *1*, 34.
- [38] G. He, H. Ramamoorthy, C.-P. Kwan, Y.-H. Lee, J. Nathawat, R. Somphonsane, M. Matsunaga, A. Higuchi, T. Yamanaka, N. Aoki, Y. Gong, X. Zhang, R. Vajtai, P. M. Ajayan, J. P. Bird, *Nano Lett.* **2016**, *16*, 6445.
- [39] S. Bertolazzi, D. Krasnozhan, A. Kis, *ACS Nano* **2013**, *7*, 3246.
- [40] A. Di Bartolomeo, H. Rücker, P. Schley, A. Fox, S. Lischke, K.-Y. Na, *Solid-State Electronics* **2009**, *53*, 644.
- [41] M. A. ElGhazali, P. G. Naumov, H. Mirhosseini, V. Süß, L. Mächler, W. Schnelle, C. Felser, S. A. Medvedev, *Phys. Rev. B* **2017**, *96*, 060509.
- [42] W. Lei, S. Zhang, G. Heymann, X. Tang, J. Wen, X. Zheng, G. Hu, X. Ming, *J. Mater. Chem. C* **2019**, DOI 10.1039/C8TC06050A.
- [43] F. Giubileo, L. Iemmo, M. Passacantando, F. Urban, G. Luongo, L. Sun, G. Amato, E. Enrico, A. Di Bartolomeo, *J. Phys. Chem. C* **2019**, *123*, 1454.
- [44] F. Schwierz, *Proceedings of the IEEE* **2013**, *101*, 1567.
- [45] A. Di Bartolomeo, S. Santandrea, F. Giubileo, F. Romeo, M. Petrosino, R. Citro, P. Barbara, G. Lupina, T. Schroeder, A. Rubino, *Diamond and Related Materials* **2013**, *38*, 19.
- [46] W. Fu, L. Jiang, E. P. van Geest, L. M. C. Lima, G. F. Schneider, *Advanced Materials* **2017**, *29*, 1603610.
- [47] F. Giubileo, A. Di Bartolomeo, N. Martucciello, F. Romeo, L. Iemmo, P. Romano, M. Passacantando, *Nanomaterials* **2016**, *6*, 206.
- [48] A. Di Bartolomeo, F. Giubileo, L. Iemmo, F. Romeo, S. Russo, S. Unal, M. Passacantando, V. Grossi, A. M. Cucolo, *Applied Physics Letters* **2016**, *109*, 023510.

- [49] G. Horowitz, P. Lang, M. Mottaghi, H. Aubin, *Advanced Functional Materials* **2004**, *14*, 1069.
- [50] J. B. Kim, D. R. Lee, *Appl. Phys. Lett.* **2018**, *112*, 173301.
- [51] H.-Y. Chang, W. Zhu, D. Akinwande, *Appl. Phys. Lett.* **2014**, *104*, 113504.
- [52] F. Giannazzo, G. Fisichella, A. Piazza, S. Di Franco, G. Greco, S. Agnello, F. Roccaforte, *Beilstein Journal of Nanotechnology* **2017**, *8*, 254.
- [53] H. Liu, A. T. Neal, Z. Zhu, Z. Luo, X. Xu, D. Tománek, P. D. Ye, *ACS Nano* **2014**, *8*, 4033.
- [54] A. Di Bartolomeo, M. Rinzan, A. K. Boyd, Y. Yang, L. Guadagno, F. Giubileo, P. Barbara, *Nanotechnology* **2010**, *21*, 115204.
- [55] H. Wang, Y. Wu, C. Cong, J. Shang, T. Yu, *ACS Nano* **2010**, *4*, 7221.
- [56] J. Shu, G. Wu, Y. Guo, B. Liu, X. Wei, Q. Chen, *Nanoscale* **2016**, *8*, 3049.
- [57] H. Xu, Y. Chen, J. Zhang, H. Zhang, *Small* **2012**, *8*, 2833.
- [58] J. Pak, K. Cho, J.-K. Kim, Y. Jang, J. Shin, J. Kim, J. Seo, S. Chung, T. Lee, *Nano Futures* **2019**, *3*, 011002.
- [59] J. Lin, S. Zuluaga, P. Yu, Z. Liu, S. T. Pantelides, K. Suenaga, *Phys. Rev. Lett.* **2017**, *119*, 016101.
- [60] G. D. Nguyen, L. Liang, Q. Zou, M. Fu, A. D. Oyedele, B. G. Sumpter, Z. Liu, Z. Gai, K. Xiao, A.-P. Li, *Phys. Rev. Lett.* **2018**, *121*, 086101.
- [61] J. Shu, G. Wu, Y. Guo, B. Liu, X. Wei, Q. Chen, *Nanoscale* **2016**, *8*, 3049.
- [62] N. Kaushik, D. M. A. Mackenzie, K. Thakar, N. Goyal, B. Mukherjee, P. Boggild, D. H. Petersen, S. Lodha, *npj 2D Materials and Applications* **2017**, *1*, 34.
- [63] W. Park, J. Park, J. Jang, H. Lee, H. Jeong, K. Cho, S. Hong, T. Lee, *Nanotechnology* **2013**, *24*, 095202.
- [64] Y. Shimazu, M. Tashiro, S. Sonobe, M. Takahashi, *Scientific Reports* **2016**, *6*, 30084.
- [65] Y. Y. Illarionov, G. Rzepa, M. Wlatl, T. Knobloch, A. Grill, M. M. Furchi, T. Mueller, T. Grasser, *2D Materials* **2016**, *3*, 035004.
- [66] Y. G. Lee, C. G. Kang, U. J. Jung, J. J. Kim, H. J. Hwang, H.-J. Chung, S. Seo, R. Choi, B. H. Lee, *Appl. Phys. Lett.* **2011**, *98*, 183508.
- [67] T. Knobloch, G. Rzepa, Y. Y. Illarionov, M. Wlatl, F. Schanovsky, B. Stampfer, M. M. Furchi, T. Mueller, T. Grasser, *IEEE Journal of the Electron Devices Society* **2018**, *6*, 972.
- [68] Y. G. Lee, C. G. Kang, U. J. Jung, J. J. Kim, H. J. Hwang, H.-J. Chung, S. Seo, R. Choi, B. H. Lee, *Appl. Phys. Lett.* **2011**, *98*, 183508.
- [69] T. Grasser, H. Reisinger, P.-J. Wagner, B. Kaczer, *Phys. Rev. B* **2010**, *82*, 245318.
- [70] H.-P. Komsa, J. Kotakoski, S. Kurasch, O. Lehtinen, U. Kaiser, A. V. Krasheninnikov, *Phys. Rev. Lett.* **2012**, *109*, 035503.
- [71] C. Durand, X. Zhang, J. Fowlkes, S. Najmaei, J. Lou, A.-P. Li, *Defect-Mediated Transport and Electronic Irradiation Effect in Individual Domains of CVD-Grown Monolayer MoS₂*, **2015**.
- [72] H. H. Gu, B. H. Kim, Y. J. Yoon, *Appl. Phys. Lett.* **2018**, *113*, 183103.

- [73] S. Ryu, K. Park, H. Kang, in *JSAP-OSA Joint Symposia 2018*, Optical Society Of America, **2018**, p. 20p_221B_7.
- [74] H. Liu, N. Han, J. Zhao, *RSC Adv.* **2015**, *5*, 17572.
- [75] Y. Singh, S. Back, Y. Jung, *ChemElectroChem* **2018**, *5*, 4029.
- [76] A. D. Bartolomeo, F. Giubileo, F. Romeo, P. Sabatino, G. Carapella, L. Iemmo, T. Schroeder, G. Lupina, *Nanotechnology* **2015**, *26*, 475202.
- [77] M. Kang, B. Kim, S. H. Ryu, S. W. Jung, J. Kim, L. Moreschini, C. Jozwiak, E. Rotenberg, A. Bostwick, K. S. Kim, *Nano Lett.* **2017**, *17*, 1610.
- [78] Y. Chen, F. Ke, P. Ci, C. Ko, T. Park, S. Saremi, H. Liu, Y. Lee, J. Suh, L. W. Martin, J. W. Ager, B. Chen, J. Wu, *Nano Lett.* **2017**, *17*, 194.
- [79] A. P. Nayak, Z. Yuan, B. Cao, J. Liu, J. Wu, S. T. Moran, T. Li, D. Akinwande, C. Jin, J.-F. Lin, *ACS Nano* **2015**, *9*, 9117.
- [80] D. Xiang, C. Han, J. Wu, S. Zhong, Y. Liu, J. Lin, X.-A. Zhang, W. Ping Hu, B. Özyilmaz, A. H. C. Neto, A. T. S. Wee, W. Chen, *Nature Communications* **2015**, *6*, 6485.
- [81] C. Han, Z. Hu, A. Carvalho, N. Guo, J. Zhang, F. Hu, D. Xiang, J. Wu, B. Lei, L. Wang, C. Zhang, A. H. Castro Neto, W. Chen, *2D Materials* **2017**, *4*, 021007.
- [82] M. Sun, J.-P. Chou, L. Shi, J. Gao, A. Hu, W. Tang, G. Zhang, *ACS Omega* **2018**, *3*, 5971.