Two high-speed direct digital frequency synthesizers (DDFS) have been fabricated in CMOS 0.25 μm technology. Both DDFS provides two quadrature phase 12 bit outputs with a spectral purity of 80 dBc. The first circuit reaches a maximum operating frequency of 600 MHz. The second circuit operates up to 480 MHz clock speed while dissipating only 72 μW/MHz. The proposed circuits employ an innovative high-speed architecture for sine and cosine functions approximation, based on a hardware-effective linear interpolation approach name as "dual-slope".
High-speed Direct Digital Frequency Synthesizers in 0.25-um CMOS
E. NAPOLI;
2004-01-01
Abstract
Two high-speed direct digital frequency synthesizers (DDFS) have been fabricated in CMOS 0.25 μm technology. Both DDFS provides two quadrature phase 12 bit outputs with a spectral purity of 80 dBc. The first circuit reaches a maximum operating frequency of 600 MHz. The second circuit operates up to 480 MHz clock speed while dissipating only 72 μW/MHz. The proposed circuits employ an innovative high-speed architecture for sine and cosine functions approximation, based on a hardware-effective linear interpolation approach name as "dual-slope".File in questo prodotto:
Non ci sono file associati a questo prodotto.
I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.
