A novel architecture for real time Synthetic Aperture Radar (SAR) signal processing is presented. Presently, notwithstanding the use of expensive parallel computers and FET techniques, available SAR processors are unable to achieve real time performance. The proposed architecture achieves real time processing by using a recently proposed signum coded algorithm and time domain processing implemented in a custom VLSI architecture based on systolic arrays

A VLSI processor for light-weight real-time SAR imaging using signum coded signal and time domain processing

NAPOLI, ETTORE;
1999-01-01

Abstract

A novel architecture for real time Synthetic Aperture Radar (SAR) signal processing is presented. Presently, notwithstanding the use of expensive parallel computers and FET techniques, available SAR processors are unable to achieve real time performance. The proposed architecture achieves real time processing by using a recently proposed signum coded algorithm and time domain processing implemented in a custom VLSI architecture based on systolic arrays
1999
9780780356825
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11386/4772734
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 1
  • ???jsp.display-item.citation.isi??? ND
social impact