Modelling the I-V-T characteristics of 4H-SiC DMOSFET in presence of SiO2/SiC interface traps and fixed oxide