Fixed-width multipliers have two n-bits operands and produce an approximate n-bits results for their product. These multipliers discard part of the partial products matrix, to reduce hardware cost, and employ extra correction functions to reduce approximation error. While previous papers mainly focus on average error metrics (like mean-square error), we present an in-depth analysis of the maximum absolute error (MAE) of these circuits. The MAE is the main parameter to be considered in important applications, like function evaluation. We describe an efficient numerical method to compute the MAE in fixed-width multipliers and fixed-width multiplier-accumulator (MAC) circuits. Further we present a technique to compute a compensation function, that can be efficiently implemented in hardware, aimed to minimize the MAE. The novel fixed-width multiplier topologies proposed in the paper exhibit a MAE that is better than previously proposed solutions and that is close to the theoretical lower bound. As a practical application we employ the developed MAC with minimum MAE for the hardware computation of elementary functions, using piecewise linear approximation. Implementation results in a 65 nm technology and comparison with previously proposed architectures show that the topologies proposed in this paper allow reducing the MAE without worsening the electrical performances.

Fixed-Width Multipliers and Multipliers-Accumulators With Min-Max Approximation Error

NAPOLI, ETTORE
2013-01-01

Abstract

Fixed-width multipliers have two n-bits operands and produce an approximate n-bits results for their product. These multipliers discard part of the partial products matrix, to reduce hardware cost, and employ extra correction functions to reduce approximation error. While previous papers mainly focus on average error metrics (like mean-square error), we present an in-depth analysis of the maximum absolute error (MAE) of these circuits. The MAE is the main parameter to be considered in important applications, like function evaluation. We describe an efficient numerical method to compute the MAE in fixed-width multipliers and fixed-width multiplier-accumulator (MAC) circuits. Further we present a technique to compute a compensation function, that can be efficiently implemented in hardware, aimed to minimize the MAE. The novel fixed-width multiplier topologies proposed in the paper exhibit a MAE that is better than previously proposed solutions and that is close to the theoretical lower bound. As a practical application we employ the developed MAC with minimum MAE for the hardware computation of elementary functions, using piecewise linear approximation. Implementation results in a 65 nm technology and comparison with previously proposed architectures show that the topologies proposed in this paper allow reducing the MAE without worsening the electrical performances.
File in questo prodotto:
Non ci sono file associati a questo prodotto.

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/11386/4772650
 Attenzione

Attenzione! I dati visualizzati non sono stati sottoposti a validazione da parte dell'ateneo

Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus 48
  • ???jsp.display-item.citation.isi??? 37
social impact