A new 2D convolution-based filter is presented specifically designed to improve Visual Search applications. It exploits a new radix-3 partitioning method of integer numbers, derived from the weight partition theory, which allows substituting multipliers with simplified floating-point adders, working on 32 bits floating point filter coefficients. The memory organization allows elaborating the incoming data in raster scan order, as those directly provided by an acquisition source, without frame buffers and additional aligning circuitry. Compared to the existent literature, build around conventional arithmetic circuitry, the proposed design achieves state-of-the-art performances in the reduction of the mapped physical resources and elaboration velocity, achieving a critical path delay of about 4.5 ns both with a Xilinx Virtex 7 FPGA and CMOS 90nm std_cells.
|Titolo:||Multiplier-less Stream Processor for 2D Filtering in Visual Search Applications|
|Data di pubblicazione:||2016|
|Appare nelle tipologie:||1.1.1 Articolo su rivista con DOI|