UniSa - IRIS Institutional Research Information System

NAPOLI, Ettore
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 2.802
AS - Asia 2.599
EU - Europa 969
SA - Sud America 198
AF - Africa 37
OC - Oceania 2
Continente sconosciuto - Info sul continente non disponibili 1
Totale 6.608
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 2.741
SG - Singapore 1.292
HK - Hong Kong 885
IE - Irlanda 273
CN - Cina 234
RU - Federazione Russa 215
DE - Germania 170
BR - Brasile 169
IT - Italia 139
VN - Vietnam 39
CA - Canada 33
GB - Regno Unito 32
JP - Giappone 29
IN - India 25
MX - Messico 22
FI - Finlandia 21
FR - Francia 18
ZA - Sudafrica 18
SE - Svezia 16
ES - Italia 14
IR - Iran 14
TR - Turchia 14
PL - Polonia 13
BD - Bangladesh 11
AR - Argentina 10
IQ - Iraq 10
NL - Olanda 10
UA - Ucraina 10
KR - Corea 9
SI - Slovenia 8
CO - Colombia 5
EC - Ecuador 5
GR - Grecia 5
KE - Kenya 5
AT - Austria 4
AZ - Azerbaigian 4
LT - Lituania 4
NP - Nepal 4
AE - Emirati Arabi Uniti 3
ID - Indonesia 3
KW - Kuwait 3
NO - Norvegia 3
PE - Perù 3
PH - Filippine 3
PK - Pakistan 3
SA - Arabia Saudita 3
TN - Tunisia 3
UY - Uruguay 3
CG - Congo 2
CH - Svizzera 2
DZ - Algeria 2
EE - Estonia 2
EG - Egitto 2
HU - Ungheria 2
IL - Israele 2
JM - Giamaica 2
MK - Macedonia 2
MM - Myanmar 2
PY - Paraguay 2
TL - Timor Orientale 2
TT - Trinidad e Tobago 2
AU - Australia 1
BE - Belgio 1
BG - Bulgaria 1
CL - Cile 1
CW - ???statistics.table.value.countryCode.CW??? 1
CZ - Repubblica Ceca 1
GA - Gabon 1
GE - Georgia 1
JO - Giordania 1
LC - Santa Lucia 1
MD - Moldavia 1
ML - Mali 1
NC - Nuova Caledonia 1
NE - Niger 1
PR - Porto Rico 1
PS - Palestinian Territory 1
RO - Romania 1
SD - Sudan 1
SK - Slovacchia (Repubblica Slovacca) 1
SN - Senegal 1
TJ - Tagikistan 1
UZ - Uzbekistan 1
Totale 6.608
Salva come PNG Salva come JPEG
Città #
Hong Kong 883
Princeton 648
Dallas 566
Singapore 361
Dublin 272
Chandler 211
Munich 150
Los Angeles 144
Moscow 123
Ashburn 98
Wilmington 94
The Dalles 57
Santa Clara 49
Columbus 45
Norwalk 38
Beijing 37
New York 35
Ann Arbor 23
Prad am Stilfser Joch 23
Tokyo 23
Guangzhou 21
San Francisco 21
São Paulo 21
Montreal 17
Woodbridge 16
Stockholm 15
Charlotte 14
Chicago 14
Johannesburg 14
Milan 14
Atlanta 12
Warsaw 12
Boston 11
Brooklyn 11
Hanoi 11
Chennai 10
Denver 10
Fort Worth 10
Ho Chi Minh City 10
Fisciano 9
Seattle 9
Turku 9
Ljubljana 8
Shanghai 8
Ankara 7
London 7
Mexico City 7
Nuremberg 7
Salerno 7
Amsterdam 6
Baghdad 6
Belo Horizonte 6
Jacksonville 6
Lappeenranta 6
Livorno 6
Manchester 6
Pittsburgh 6
Prineville 6
Tehran 6
Helsinki 5
Naples 5
Paris 5
Phoenix 5
San Jose 5
Springfield 5
Vancouver 5
Wuhan 5
Baku 4
Carbonara di Nola 4
City of London 4
Council Bluffs 4
Craponne 4
Frankfurt am Main 4
Houston 4
Nairobi 4
Poplar 4
Rio de Janeiro 4
Barano d'Ischia 3
Bengaluru 3
Boardman 3
Cincinnati 3
Curitiba 3
Duncan 3
Goiânia 3
Guarulhos 3
Hangzhou 3
Hyderabad 3
Ipatinga 3
Istanbul 3
Izmir 3
Kuwait City 3
Manaus 3
Mountain View 3
Mumbai 3
Napoli 3
Orem 3
Presidente Prudente 3
Pátrai 3
Secaucus 3
Shenzhen 3
Totale 4.431
Salva come PNG Salva come JPEG
Nome #
FPGA implementation of the CCSDS-123.0-B-1 lossless Hyperspectral Image compression algorithm prediction stage 397
Towards the Design of a Real-Time Processing System for Forcecardiography Signals 278
Approximate Multipliers Using Static Segmentation: Error Analysis and Improvements 196
Approximate Full-Adders: A Comprehensive Analysis 185
Memory analysis of Interest Point Detector and Compact Descriptor algorithms 113
A Novel Approximate Multiplier Based on Improved Logarithmic and Antilogarithmic Conversions 94
A Context-Aware Multimedia Recommender System for activities planning in mobile environments 83
Analytical modeling of breakdown voltage of superjunction power devices 78
A New Global Optimization Algorithm and Its Application to MOSFET Model Parameter Extraction 75
A 3.3 GHz Spread-Spectrum Clock Generator Supporting Discontinuous Frequency Modulations in 28 nm CMOS 67
A compact model for thin SOI LIGBTs: description, experimental verification and system application 64
A 1.45 GHz All-Digital Spread Spectrum Clock Generator in 65nm CMOS for Synchronization Free SoC Applications 62
1300 V, 2 ms pulse inductive load switching test circuit with 20 ns selectable crowbar intervention 62
A Fast and Area Efficient Complementary pass-transistor logic carry-skip adder 58
A complete system to generate electrical noise with arbitrary power spectral density 55
A Binary Line Buffer Circuit Featuring Lossy Data Compression at Fixed Maximum Data Rate 55
A high-speed sense-amplifier based flip-flop 54
A Dynamic Electro-thermal Model for Power PiN diode 53
A Novel Module-Sign Low-Power Implementation for the DLMS Adaptive Filter With Low Steady-State Error 48
A Novel Truncated Squarer with Linear Compensation Function 47
3D electro-thermal simulations of wide area power devices operating in avalanche condition 47
A novel time-domain processor for real time SAR operation 47
A New Algorithm for the Automatic Generation of Fuzzy Rules 45
A novel UIS test system with Crowbar feedback for reduced failure energy in power devices testing 45
A Frequency Domain Processor for Real-Time CDVS Keypoints Extraction 45
On-Chip Spike Detection and Classification using Neural Networks and Approximate Computing 44
A novel high-speed sense-amplifier-based flip-flop 42
Impact of Donor Traps on the 2DEG and Electrical Behavior of AlGaN/GaN MISFETs 42
Comparative analysis of differential colpitts and cross-coupled VCOs in 180 nm Si-Ge HBT technology 41
On the design and the efficiency of coupled step-up dc-dc converters 41
METHOD AND APPARATUS FOR COMPUTING IMAGE PYRAMIDS AND RELATED COMPUTER PROGRAM PRODUCT 41
Hardware implementation of a spatio-temporal average filter for real-time denoising of fluoroscopic images 41
Novel VLSI architecture for real time operations of one-bit coded synthetic radar imaging data 40
Programmable power spectral density noise source 39
Design and implementation of a pre processing circuit for band-pass signals acquisition 38
Substrate Engineering for Improved Transient Breakdown Voltage in SOI Lateral Power MOS 38
Analysis of Power Dissipation in Double Edge Triggered Flip-Flops 37
Power Superjunction Devices : an Analytic Model for Breakdown Voltage 37
Utilizing arbitrary waveform generators to produce noise with imposed spectral characteristics 37
Modelling and Implementation of an Accumulator-based ADPLL on a Virtex-5 36
Single Flip-flop Driving Circuit for glitch-free NAND-based Digitally Controlled Delay-Lines 36
Direct Digital Frequency Synthesizers using First-Order Polynomial Chebyshev Approximation 35
Design of a normally-off diamond JFET for high power integrated applications 35
A SISO register circuit tailored for input data with low transition probability 35
Real-Time Downsampling in Digital Storage Oscilloscopes with Multichannel Architectures 35
Complete Isothermal Model for the Lateral Insulated Gate Bipolar Transistor on SOI technology 34
Two-Dimensional Modeling of On State Voltage Drop in IGBT 34
A VLSI processor for light-weight real-time SAR imaging using signum coded signal and time domain processing 34
Low-power Implementation of LMS Adaptive Filters Using Scalable Rounding 34
Bidimensional lifetime control for high speed low-loss PiN rectifiers 34
Modeling Turn-off Voltage rise in SOI LIGBT 34
Study of a failure mechanism during UIS switching of planar PT-IGBT with current sense cell 34
Design consideration of 1000V Merged PiN Schottky diode using Superjunction sustaining layer 33
On the design and the control of a coupled-inductors boost dc-ac converter for an individual PV panel 33
High-speed Direct Digital Frequency Synthesizers in 0.25-um CMOS 33
Truncated Binary Multipliers with Variable Correction and Minimum Mean Square Error 33
Towards a frequency domain processor for real-time SIFT-based filtering 33
Design of Power/Analog/Digital Systems through Mixed-level simulations 32
A Reconfigurable 2D Convolver for Real-Time SAR Imaging 32
Noise with colored power spectrum derived from a single bit white noise input 32
Power Dissipation in One-latch and Two-latch Double Edge Triggered Flip-Flops 32
Quality-Scalable Approximate LMS Filter 32
Progetto di sistemi elettronici digitali basati su dispositivi FPGA 32
Analysis of large area Trench-IGBT current distribution under UIS test with the aid of lock-in thermography 32
The Effect of Charge Imbalance on Superjunction Power Devices: An Exact Analytical Solution 32
A Standard-Cell-Based All-Digital PWM Modulator With High Resolution and Spread-Spectrum Capability 32
FPGA-based architecture for real time segmentation and denoising of HD video 32
FPGA implementation of OpenCV compatible background identification circuit 31
Comparison and Extension of Approximate 4-2 Compressors for Low-Power Approximate Multipliers 31
Minimizing Coefficients Wordlength for Piecewise-Polynomial Hardware Function Evaluation With Exact or Faithful Rounding 31
Variable Latency Speculative Han-Carlson Adder 31
Algorithm for Automatic Generation of Fuzzy Rules applied to power system controllers 31
Effect of the Collector Design on the IGBT Avalanche Ruggedness: A Comparative Analysis between Punch-Through and Field-Stop Devices 31
Truncated Squarer with Minimum Mean-Square Error 31
DEEP DEPLETION SOI POWER DEVICES 30
ROM-less Direct Digital Frequency Synthesizers exploiting Polynomial Approximation 30
Modeling the Duration of the High Breakdown Voltage Phase in Deep Depletion Power Devices 30
High Speed Speculative Multipliers Based on Speculative Carry-Save Tree 30
Approximate adder with output correction for error tolerant applications and Gaussian distributed inputs 30
Digital Circuit for the Arbitrary Selection of Sample Rate in Digital Storage Oscilloscopes 30
A VLSI architecture for real time processing of one-bit coded SAR signals 30
Analytical Calculation of the Maximum Error for a Family of Truncated Multipliers Providing Minimum Mean Square Error 30
Synthesis and generation of critical waveforms by means of AWG 29
New clock gating techniques for low power flip-flops 29
Direct digital frequency synthesizers with polynomial hyperfolding technique 29
NORA based TDC in 90 nm CMOS 29
ASIC and FPGA implementation of the Gaussian Mixture Model algorithm for real-time segmentation of High Definition video 29
Approximate Multipliers Based on New Approximate Compressors 29
Digital Circuit for Seamless Resampling ADC Output Streams 28
SuperJunction 28
Fixed-Width Multipliers and Multipliers-Accumulators With Min-Max Approximation Error 28
FPGA Implementation of Gaussian Mixture Model Algorithm for 47fps Segmentation of 1080p Video 28
Numerical Analysis of Local Lifetime control for High-speed low-loss PiN diode design 28
An FPGA-Oriented Algorithm for Real-Time Filtering of Poisson Noise in Video Streams, with Application to X-Ray Fluoroscopy 28
Physics, limits and application of the newly proposed deep depletion SOI power devices 28
Comprehensive Analysis of Input Order Invariant Approximate 4-2 Compressors for Binary Multipliers 27
OpenCV compatible real time processor for background foreground identification 27
Optimal Design and Control of Coupled-Inductors Step-Up Dc-Dc Converter 27
Analysis and comparison of Direct Digital Frequency Synthesizers implemented on FPGA 27
Effect of Bandgap Narrowing on Performance of Modern Power Devices 27
Totale 4.808
Salva come PNG Salva come JPEG
Categoria #
all - tutte 46.503
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 46.503
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2020/20214 0 0 0 0 1 0 1 0 1 0 1 0
2021/2022882 0 0 0 0 203 9 5 43 13 2 132 475
2022/2023870 185 25 23 33 43 247 0 53 216 4 26 15
2023/2024650 32 54 18 11 9 145 7 8 4 112 52 198
2024/20251.531 2 65 59 36 47 191 108 69 346 62 288 258
2025/20262.815 325 496 1.077 152 765 0 0 0 0 0 0 0
Totale 6.812