UniSa - IRIS Institutional Research Information System

NAPOLI, Ettore
 Distribuzione geografica
Salva come PNG Salva come JPEG
Continente #
NA - Nord America 4.406
AS - Asia 3.593
EU - Europa 2.065
SA - Sud America 355
AF - Africa 93
OC - Oceania 5
Continente sconosciuto - Info sul continente non disponibili 1
Totale 10.518
Salva come PNG Salva come JPEG
Nazione #
US - Stati Uniti d'America 4.290
SG - Singapore 1.679
HK - Hong Kong 945
IT - Italia 942
CN - Cina 377
IE - Irlanda 278
BR - Brasile 257
VN - Vietnam 234
RU - Federazione Russa 223
FR - Francia 218
DE - Germania 202
IN - India 62
CA - Canada 54
GB - Regno Unito 46
BD - Bangladesh 43
AR - Argentina 39
JP - Giappone 36
MX - Messico 36
IQ - Iraq 29
ZA - Sudafrica 28
FI - Finlandia 22
ES - Italia 20
PK - Pakistan 20
TR - Turchia 20
PL - Polonia 19
SE - Svezia 17
NL - Olanda 16
UA - Ucraina 16
CO - Colombia 15
PH - Filippine 15
ID - Indonesia 14
IR - Iran 14
KR - Corea 14
KE - Kenya 13
SA - Arabia Saudita 12
AZ - Azerbaigian 11
UZ - Uzbekistan 10
JM - Giamaica 9
AE - Emirati Arabi Uniti 8
DZ - Algeria 8
MA - Marocco 8
NP - Nepal 8
PY - Paraguay 8
SI - Slovenia 8
TN - Tunisia 8
EC - Ecuador 7
UY - Uruguay 7
VE - Venezuela 7
AT - Austria 6
CL - Cile 6
GR - Grecia 6
JO - Giordania 6
BO - Bolivia 5
ET - Etiopia 5
AU - Australia 4
CR - Costa Rica 4
DO - Repubblica Dominicana 4
EG - Egitto 4
IL - Israele 4
LT - Lituania 4
MY - Malesia 4
PE - Perù 4
SN - Senegal 4
CG - Congo 3
KW - Kuwait 3
LB - Libano 3
NO - Norvegia 3
OM - Oman 3
BE - Belgio 2
BY - Bielorussia 2
CH - Svizzera 2
EE - Estonia 2
GA - Gabon 2
HU - Ungheria 2
KG - Kirghizistan 2
LK - Sri Lanka 2
LY - Libia 2
MK - Macedonia 2
MM - Myanmar 2
RO - Romania 2
TH - Thailandia 2
TL - Timor Orientale 2
TT - Trinidad e Tobago 2
AL - Albania 1
AM - Armenia 1
BG - Bulgaria 1
BJ - Benin 1
CI - Costa d'Avorio 1
CW - ???statistics.table.value.countryCode.CW??? 1
CZ - Repubblica Ceca 1
GE - Georgia 1
HN - Honduras 1
KZ - Kazakistan 1
LC - Santa Lucia 1
MD - Moldavia 1
ML - Mali 1
MN - Mongolia 1
MZ - Mozambico 1
NC - Nuova Caledonia 1
NE - Niger 1
Totale 10.504
Salva come PNG Salva come JPEG
Città #
Hong Kong 939
San Jose 770
Singapore 699
Princeton 648
Dallas 576
Milan 529
Dublin 277
Ashburn 269
Chandler 211
The Dalles 197
Council Bluffs 195
Lauterbourg 161
Los Angeles 152
Munich 150
Moscow 123
Rome 111
Wilmington 96
Ho Chi Minh City 87
Santa Clara 76
Beijing 68
Figino 60
Hanoi 60
New York 51
Columbus 47
Norwalk 39
Tokyo 30
Turin 29
Frankfurt am Main 27
São Paulo 27
Ann Arbor 23
Prad am Stilfser Joch 23
Guangzhou 22
Naples 22
Chicago 21
San Francisco 21
Montreal 19
Johannesburg 18
Woodbridge 17
North Charleston 16
Stockholm 16
Baghdad 14
Charlotte 14
Atlanta 13
Brooklyn 13
Shanghai 13
Warsaw 13
Boston 12
Haiphong 12
Amsterdam 11
Chennai 11
Denver 11
Nairobi 11
Nuremberg 11
Baku 10
Da Nang 10
Fisciano 10
Fort Worth 10
Seattle 9
Tashkent 9
Turku 9
Belo Horizonte 8
Ljubljana 8
London 8
Manchester 8
Mexico City 8
Pittsburgh 8
Ankara 7
Curitiba 7
Jacksonville 7
Orem 7
Paris 7
Riyadh 7
Salerno 7
Tampa 7
Toronto 7
City of London 6
Erbil 6
Florence 6
Helsinki 6
Lappeenranta 6
Livorno 6
Manaus 6
Phoenix 6
Prineville 6
Tehran 6
Wuhan 6
Amman 5
Bengaluru 5
Biên Hòa 5
Bologna 5
Campinas 5
Dalian 5
Des Moines 5
Dhaka 5
Guarulhos 5
Ha Long 5
Houston 5
Hyderabad 5
Istanbul 5
Kingston 5
Totale 7.395
Salva come PNG Salva come JPEG
Nome #
FPGA implementation of the CCSDS-123.0-B-1 lossless Hyperspectral Image compression algorithm prediction stage 426
Towards the Design of a Real-Time Processing System for Forcecardiography Signals 317
Approximate Full-Adders: A Comprehensive Analysis 205
Approximate Multipliers Using Static Segmentation: Error Analysis and Improvements 202
Memory analysis of Interest Point Detector and Compact Descriptor algorithms 138
A Novel Approximate Multiplier Based on Improved Logarithmic and Antilogarithmic Conversions 128
A Context-Aware Multimedia Recommender System for activities planning in mobile environments 109
A 3.3 GHz Spread-Spectrum Clock Generator Supporting Discontinuous Frequency Modulations in 28 nm CMOS 104
Analytical modeling of breakdown voltage of superjunction power devices 98
A Binary Line Buffer Circuit Featuring Lossy Data Compression at Fixed Maximum Data Rate 97
1300 V, 2 ms pulse inductive load switching test circuit with 20 ns selectable crowbar intervention 95
A Dynamic Electro-thermal Model for Power PiN diode 94
A high-speed sense-amplifier based flip-flop 93
A New Global Optimization Algorithm and Its Application to MOSFET Model Parameter Extraction 92
A compact model for thin SOI LIGBTs: description, experimental verification and system application 89
A 1.45 GHz All-Digital Spread Spectrum Clock Generator in 65nm CMOS for Synchronization Free SoC Applications 89
A Fast and Area Efficient Complementary pass-transistor logic carry-skip adder 87
3D electro-thermal simulations of wide area power devices operating in avalanche condition 84
On-Chip Spike Detection and Classification using Neural Networks and Approximate Computing 83
A complete system to generate electrical noise with arbitrary power spectral density 82
A novel time-domain processor for real time SAR operation 78
A Novel Module-Sign Low-Power Implementation for the DLMS Adaptive Filter With Low Steady-State Error 75
A Frequency Domain Processor for Real-Time CDVS Keypoints Extraction 75
Hardware implementation of a spatio-temporal average filter for real-time denoising of fluoroscopic images 73
A Novel Truncated Squarer with Linear Compensation Function 71
A novel UIS test system with Crowbar feedback for reduced failure energy in power devices testing 71
A novel high-speed sense-amplifier-based flip-flop 71
A VLSI processor for light-weight real-time SAR imaging using signum coded signal and time domain processing 70
CFPM: Run-time Configurable Floating-Point Multiplier 64
Power Superjunction Devices : an Analytic Model for Breakdown Voltage 64
Minimizing Coefficients Wordlength for Piecewise-Polynomial Hardware Function Evaluation With Exact or Faithful Rounding 62
A New Algorithm for the Automatic Generation of Fuzzy Rules 61
Physics, limits and application of the newly proposed deep depletion SOI power devices 61
Impact of Donor Traps on the 2DEG and Electrical Behavior of AlGaN/GaN MISFETs 61
Comparative analysis of differential colpitts and cross-coupled VCOs in 180 nm Si-Ge HBT technology 60
Design of Power/Analog/Digital Systems through Mixed-level simulations 60
Novel VLSI architecture for real time operations of one-bit coded synthetic radar imaging data 59
High-speed Direct Digital Frequency Synthesizers in 0.25-um CMOS 59
High Speed Speculative Multipliers Based on Speculative Carry-Save Tree 58
Substrate Engineering for Improved Transient Breakdown Voltage in SOI Lateral Power MOS 58
Bidimensional lifetime control for high speed low-loss PiN rectifiers 57
Design and implementation of a pre processing circuit for band-pass signals acquisition 57
Programmable power spectral density noise source 56
Variable Latency Speculative Han-Carlson Adder 56
FPGA-based architecture for real time segmentation and denoising of HD video 56
Progetto di sistemi elettronici digitali basati su dispositivi FPGA 55
METHOD AND APPARATUS FOR COMPUTING IMAGE PYRAMIDS AND RELATED COMPUTER PROGRAM PRODUCT 55
Truncated Binary Multipliers with Variable Correction and Minimum Mean Square Error 55
Design of IGBT with Integral Freewheeling Diode 55
Analysis and comparison of Direct Digital Frequency Synthesizers implemented on FPGA 54
Digital Circuit for Seamless Resampling ADC Output Streams 54
Power rectifier model including self heating effects 54
Analysis of Power Dissipation in Double Edge Triggered Flip-Flops 54
Design criteria for PiN diode using multiple He ion implantation for local lifetime control 54
Utilizing arbitrary waveform generators to produce noise with imposed spectral characteristics 54
On the design and the control of a coupled-inductors boost dc-ac converter for an individual PV panel 53
A Reconfigurable 2D Convolver for Real-Time SAR Imaging 53
Accurate Fixed-Point Logarithmic Converter 53
New clock gating techniques for low power flip-flops 53
FPGA Implementation of Gaussian Mixture Model Algorithm for 47fps Segmentation of 1080p Video 53
A Standard-Cell-Based All-Digital PWM Modulator With High Resolution and Spread-Spectrum Capability 53
Study of a failure mechanism during UIS switching of planar PT-IGBT with current sense cell 53
On the design and the efficiency of coupled step-up dc-dc converters 52
Design of a normally-off diamond JFET for high power integrated applications 52
An FPGA-Oriented Algorithm for Real-Time Filtering of Poisson Noise in Video Streams, with Application to X-Ray Fluoroscopy 52
ASIC and FPGA implementation of the Gaussian Mixture Model algorithm for real-time segmentation of High Definition video 52
Approximate adder with output correction for error tolerant applications and Gaussian distributed inputs 52
Approximate Recursive Multipliers Using Carry Truncation and Error Compensation 51
Modelling and Implementation of an Accumulator-based ADPLL on a Virtex-5 51
FPGA implementation of OpenCV compatible background identification circuit 51
Power Dissipation in One-latch and Two-latch Double Edge Triggered Flip-Flops 51
The Effect of Charge Imbalance on Superjunction Power Devices: An Exact Analytical Solution 51
Approximate Multipliers Based on New Approximate Compressors 51
Experimental Detection and Numerical Validation of Different Failure Mechanisms in IGBTs During Unclamped Inductive Switching 51
Comprehensive Analysis of Input Order Invariant Approximate 4-2 Compressors for Binary Multipliers 50
OpenCV compatible real time processor for background foreground identification 50
Quality-Scalable Approximate LMS Filter 50
Analysis of large area Trench-IGBT current distribution under UIS test with the aid of lock-in thermography 50
Numerical Analysis of Local Lifetime control for High-speed low-loss PiN diode design 50
DEEP DEPLETION SOI POWER DEVICES 49
Noise with colored power spectrum derived from a single bit white noise input 49
Modeling the Duration of the High Breakdown Voltage Phase in Deep Depletion Power Devices 49
Direct digital frequency synthesizers with polynomial hyperfolding technique 49
Digital Circuit for the Arbitrary Selection of Sample Rate in Digital Storage Oscilloscopes 49
A VLSI architecture for real time processing of one-bit coded SAR signals 49
Algorithm for Automatic Generation of Fuzzy Rules applied to power system controllers 49
Truncated Squarer with Minimum Mean-Square Error 49
Analytical Calculation of the Maximum Error for a Family of Truncated Multipliers Providing Minimum Mean Square Error 49
Two-Dimensional Modeling of On State Voltage Drop in IGBT 48
Comparison and Extension of Approximate 4-2 Compressors for Low-Power Approximate Multipliers 48
Improved PiN Diode Circuit Model with Automatic Parameter Extraction Technique 48
A time base option for arbitrary selection of sample rate in digital storage oscilloscope 48
NORA based TDC in 90 nm CMOS 48
Physics of the Negative Resistance in the Avalanche I-V Curve of Field Stop IGBTs: Collector Design Rules for Improved Ruggedness 48
Direct Digital Frequency Synthesizers using high-order Polynomial Approximation 48
Modeling Turn-off Voltage rise in SOI LIGBT 48
Effect of the Collector Design on the IGBT Avalanche Ruggedness: A Comparative Analysis between Punch-Through and Field-Stop Devices 48
A SISO register circuit tailored for input data with low transition probability 48
Towards a frequency domain processor for real-time SIFT-based filtering 48
Design consideration of 1000V Merged PiN Schottky diode using Superjunction sustaining layer 47
Totale 7.103
Salva come PNG Salva come JPEG
Categoria #
all - tutte 56.141
article - articoli 0
book - libri 0
conference - conferenze 0
curatela - curatele 0
other - altro 0
patent - brevetti 0
selected - selezionate 0
volume - volumi 0
Totale 56.141
Salva come PNG Salva come JPEG


Totale Lug Ago Sett Ott Nov Dic Gen Feb Mar Apr Mag Giu
2021/2022882 0 0 0 0 203 9 5 43 13 2 132 475
2022/2023870 185 25 23 33 43 247 0 53 216 4 26 15
2023/2024650 32 54 18 11 9 145 7 8 4 112 52 198
2024/20251.531 2 65 59 36 47 191 108 69 346 62 288 258
2025/20266.676 325 496 1.077 152 874 296 1.314 196 224 755 109 858
2026/202752 52 0 0 0 0 0 0 0 0 0 0 0
Totale 10.725